

Notice of References Cited	Application/Control No. 09/586,433		Applicant(s)/Patent Under Reexamination BORTFELD, ULRICH	
	Examiner Dwin M Craig		Art Unit 2123	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-5,678,028	10-1997	Bershteyn et al.	703/22
*	B	US-6,625,572 B1	09-2003	Zemlyak et al.	703/19
*	C	US-6,230,114 B1	05-2001	Hellestrand et al.	703/13
*	D	US-6,052,524 A	04-2000	Pauna, Mark R.	703/22
*	E	US-5,758,123	05-1998	Sano et al.	703/22
*	F	US-5,991,533	11-1999	Sano et al.	703/28
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	EP 0 772 140 A1	05-1997	BE	Karl Van Rompaey et al.	G06F 17/50
	O	EP 0867 820 A2	09-1998	BE	Patrick Schaumont et al.	G06F 17/50
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	U	Hopes T. "Hardware/software co-verification, an IP vendors Viewpoint" Computer Design: VLSI in Computers and Processors, 1998. ICCD 98' Proceedings, 10/07/1998, pages 1-5.			
	V	Arnold S. Berger, "Applying Hardware/Software Co-Design to Systems-on-a-Chip", IEEE 1998, pages 22-28.			
	W	Guerra L., Fitzner J., Talukdar D., Schlager C., Tabbara B., Zivojnovic V., "Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification" ACM 1999, pages 964-969.			
	X	Smith C., Frank G., Cuadrado J. "An Architecture Design and Assessment System for Software/Hardware Codesign" IEEE 1985, pages 417-424.			

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.